

INPUT BUFFER CIRCUIT

Kyu-Nam Lim

5

Abstract of the Disclosure

10 An input buffer circuit simultaneously supports a low voltage interface and a general
low voltage transistor-transistor logic (LVTTL) interface and operates at high speed. In the
input buffer circuit, a self bias voltage generated by a self biased differential amplification
circuit is used not only for tracking a common mode input voltage in the differential
15 amplification circuit but also for controlling the current of a current source and/or sink that
controls the current used in the differential amplification circuit. Accordingly, the self bias
voltage remains at a substantially uniform level. Therefore, the entire transconductance gain
gm of the differential amplification circuit is substantially uniform regardless of the change in
a reference voltage input to the differential amplification circuit. As a result, a low voltage
20 interface characteristic is improved. The input buffer circuit further can further include a
swing width control circuit that responds to an inverted signal generated from the output
signal of the differential amplification circuit and prevents the voltage swing of the output
signal from becoming excessively large. This reduces skew and thus improves the operating
speed of the input buffer.